## DDR Memory Errors Caused by Row Hammer

#### Barbara P. Aichinger Vice President New Business Development

FuturePlus Systems Corporation 15 Constitution Drive Bedford NH 03110 USA



# Outline

- What is Row Hammer?
- What Research has been done?
  - CMU
  - Google Project Zero
  - Java Script
  - Third IO
- ECC
- Mitigation Strategies
- Software that creates Row Hammer
- Summary





### What is Row Hammer?

• Disturbance Errors: Row to Row Coupling

Excessive ACTIVATE commands apply repeated charge to the memory cells

Electromagnetic field induced by \_\_\_\_\_ applied voltage

> Cells lose charge by repeated nearby electromagnetic field, causing a coupled bit

> > nemcon



Source: http://www.eurosoft-uk.com/eurosoft-test-bulletin-testing-row-hammer/

✓ Tools for Bus Analysis FuturePlus

#### Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors

Yoongu Kim<sup>1</sup> Ross Daly<sup>\*</sup> Jeremie Kim<sup>1</sup> Chris Fallin<sup>\*</sup> Ji Hye Lee<sup>1</sup> Donghyuk Lee<sup>1</sup> Chris Wilkerson<sup>2</sup> Konrad Lai Onur Mutlu<sup>1</sup>

<sup>1</sup>Carnegie Mellon University <sup>2</sup>Intel Labs

July 2014









#### **Security Implications**

Source: CMU: Flipping bits in Memory without accessing them

• Breach of memory protection

- OS page (4KB) fits inside DRAM row (8KB)

- Adjacent DRAM row is a different OS page
- Vulnerability: disturbance attack
  - By accessing its own page a program can corrupt pages belonging to another program

www.FuturePlus

tems

01001100101010100000110110001110101

Power Tools for Bus Analysis



#### CMU then induced errors with an FPGA based system





FuturePlus Power Tools for Bus Analysis

### Results

#### 1. Most Modules Are at Risk

A company B company C company





101001100101010100000110110001110101

------ FuturePlus

Power Tools for Bus Analysis Systems

Up to	Up to	Up to		
<b>1.0×10</b> <sup>7</sup>	2.7×10 <sup>6</sup>	<b>3.3×10</b> <sup>5</sup>		
errors	errors	errors		

Source: https://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer\_kim\_talk\_isca14.pdf



# How many errors did CMU find?



Source: https://users.ece.cmu.edu/~omutlu/pub/dram-row-hammer\_kim\_talk\_isca14.pdf

JUL

Power Tools for Bus Analysis Systems

01001100101010100000110110001110101

FuturePlus



# CMU Study Summary

- Temperature did not play a role in bit flips
- "Disturbance errors are widespread in DRAM chips sold and used today"
- "Due to difficulties in DRAM scaling, new and unexpected types of failures may appear"
- Recommends a mitigation strategy of ACT or REF adjacent rows when accesses are made
  - Requires changes to memory controllers
  - Knowledge of DRAM layout





### Google: Project Zero

Exploiting the DRAM rowhammer bug to gain kernel privileges Mark Seaborn and Thomas Dullien

- March 2015
- Demonstrated using the Row Hammer failures as an exploit to gain kernel privileges
- Used CLFLUSH instruction





### **Double Sided Hammering**

- Increases bit flips in row n by hammering row n+1 and n-1
- Produced failures much faster
  - One machine had 25 bit flips in a single row using this technique
- Need to understand the physical geometry
  - Need to know physically adjacent row addresses
  - Was able to figure this out by hammering rows 256K below and above and observing increased bit flips





# Row Hammer Exploit #1

- Native Client Sandbox in Google Chrome escape
  - Uses the CLFLUSH instruction
  - Escape from the sandbox
  - Exploit works by triggering bit flips in the indirect jump instructions





## Row Hammer Exploit #2

- Page Table Entry method
  - Use Row Hammer to flip bits in PTEs
  - Causes the PTE to point to another PTE
    - To increase probability of jumping to attacking code
      - Find bits that have failed and use them since they most likely will fail again
      - Spray Memory with page tables so if you jump you will most likely hit a PTE that points to attacking code

www.FuturePlus

Power Tools for Bus Analysis Systems

01001100101010100000110110001110101



# Bit Flips in Laptops

- Google tested 29 laptops (without ECC)
  - 8 different models
  - 5 different memory vendors
  - Laptops ranged in date from 2010 to 2014
  - 15 of 29 laptops showed bit flips





# Project Zero Summary

- Many bugs that appear to be difficult to exploit have turned out to be exploitable
  - The poisoned NUL byte, 2014 edition
    - a off-by-one NUL byte overwrite could be exploited to gain root privileges from a normal user account
  - Using Random bit flips: "Using Memory Errors to Attack a Virtual Machine" by Sudhakar Govindavajhala and Andrew W. Appel 2004

www.FuturePlus

Systems

01001100101010100000110110001110101

Power Tools for Bus Analysis



# Project Zero Summary

- Recommends disallowing the CLFLUSH for use in unprivileged code
  - Was removed from Google Chrome Native Client
- Points out several less likely methods that might succeed even without CLFLUSH
- Points at the need for more research especially using a JavaScript....this proves to be fortuitous....





#### Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript

Daniel Gruss Graz University of Technology, Austria daniel.gruss@iaik.tugraz.at Clémentine Maurice Technicolor, Rennes, France Eurecom, Sophia-Antipolis, France clementine.maurice@technicolor.com Stefan Mangard Graz University of Technology, Austria stefan.mangard@tugraz.at

- Replaces CLFLUSH with a cache eviction strategy that gives a 99.99% successful eviction rate
- First remote software-induced hardware fault attack
  - Does not require physical access to the machine
  - Does not use native code or special instructions
- Via a web page can be performed on millions of users simultaneously without their knowledge
- Demonstration used Firefox v39 on a Linux machine



5



# **Eviction Strategy**

- Replaces the CLFLUSH instruction
- Uses large pages
  - Developed a tool to convert JavaScript array indices to physical addresses
  - This helps find the weak locations where the bit flips can be exploited
- Verified its eviction strategy for Sandy Bridge, Ivy Bridge and Haswell CPUs





# Results

- JavaScript code performed as well as native code, but not as well as CLFLUSH
  - Haswell
    - No success unless the refresh rate was lowered
  - Ivy Bridge laptop
    - Produced significant bit flips





# Row Hammer Failures in Servers

#### • Third IO Mark Lanteigne

– Memesis: A enterprise memory test

- It is Linux Kernel Embedded, Lower Overhead and Is Closer to Hardware
- Uses the e820 memory map and ACPI NUMA for precise memory targeting
- HPC Parallel Processing uses the full power of all CPU cores
- Provides higher DRAM bandwidth versus the Stream benchmark (verified)





#### Row Hammer Failures resulting in Machine Checks

is e to View End User License Agreement (EULA)	
NOTE: Use of This Software Constitutes Acceptance Third I/O's EULA. Press e (Enter) to View EULA **	
ease Enter Your Choice, or q to Quit:	
rd10:" # cat /var/log/messages   grep cnd . 3 10:56:59 ThirAlO kernel: Memesis cndline: muna=0 cn=1 test=31 hits=5000000 avx=1 pat rd10:" # tail -f /var/log/messages   grep cnd 1 3 10:57:39 Third10 kernel: 13:00 00010000000 0330000000 66000 0 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 14:00 000100000000 0330000000 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 14:00 00010000000 0330000000 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 66 0 17 1 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 66 0 17 2 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 0 66 0 17 2 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 0 66 0 0 66 0 17 2 3 10:57:39 Third10 kernel: 15:00 00010000000 0330000000 66000 0 0 66 0 0 66 0 0 66 0 0 66 0 0 17 2 3 10:57:40 Third10 kernel: mecsis:init: DONE ct 3 10:57:40 Third10 kernel: mecs: Hardvare Errorl: Machine check events logged 0 ct 3 10:57:40 Third10 kernel: mec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kernel: nec: Hardvare Errorl: Machine check events logged 0 ct 3 11:09:31 Third10 kern	
	<b>irePlus</b>

memcon

For the second state of th

#### ECC Systems are Vulnerable

- Third I/O often encounters ECC protected servers that can be extremely vulnerable to Row Hammer
- Even after 2X refresh mitigation in place
- ECC errors (with thresholding, means hundreds of errors before first reporting)
- CMCI Storms (too many ECC errors reported)
   ECC is broken! No reporting standards
- Performance problems, reboots, lockups, halts

www.FuturePlus

Power Tools for Bus Analysis



# **ThirdIO Contact Information**

- Mark Lanteigne
- lant@thirdio.com
- (512) 422-4254





# **Row Hammer Software**

- Passmark MemTest86 Test 13
- Github: Mark Seaborn's code

   <u>https://github.com/google/rowhammer-test</u>
- Github: CMU code

   <u>https://github.com/CMU-SAFARI/rowhammer</u>
- Github: Rowhammer.js
   <u>https://github.com/IAIK/rowhammerjs</u>
- ThirdIO: Memesis for Servers





# Testing the system for excessive ACTIVATE commands

 Repurposed our DDR Detective<sup>®</sup> Protocol Analyzer to count ACT commands to unique Row Addresses (Row Hammer feature)







#### Running the Google code

DDRx Detective - DDR3 Row Ha	ammer Mode						×
File Help							
Setup Guide Eye Deteo	ctor Apply Capture	ed MRS					
Configuration	Row Hammer	Row Hammer Setup Co	onfiguration				
Storage Qualification						Data Packets	
Wolations Setup     Wolations Setup     Row Hammer Setup     Output     Run Log     Mode Register Set	Bank 7		-			T100: Hank: 1 Bank: 4 RA: 0800     T100: Rank: 1 Bank: 4 RA: 0800     T101: Rank: 1 Bank: 4 RA: 2815     T101: Rank: 0 Bank: 4 RA: 2815     T101: Rank: 0 Bank: 2 RA: 2815     T101: Rank: 0 Bank: 2 RA: 2815	
Performance Counters     State Listing     WaveForm     Volations Counts     Row Hammer Output	Bank 6	-	-			T2U1: Rank: 0 Bank: 4 RA: 2815 T2U1: Rank: 0 Bank: 4 RA: 2815 T1U1: Rank: 0 Bank: 6 RA: 2815 T1U1: Rank: 0 Bank: 6 RA: 2815 T1U1: Rank: 1 Bank: 6 RA: 2815 T1U1: Rank: 1 Bank: 6 RA: 2815	
	Bank 5	-	-			TIU1: Rank: 0 Bank: 3 RA: 081A TIU1: Rank: 0 Bank: 3 RA: 081A TIU1: Rank: 0 Bank: 2 RA: 081A TIU1: Rank: 0 Bank: 2 RA: 081A TIU1: Rank: 1 Bank: 1 RA: 081A TZU1: Rank: 1 Bank: 1 RA: 081A	
	Bank 4	-	-			ITU1: Hank: 1 Bank: 0 RA: UB1A TTU1: Rank: 1 Bank: 0 RA: UB1A TTU0: Rank: 0 Bank: 5 RA: 2807 TTU0: Rank: 0 Bank: 5 RA: 2807 TTU0: Rank: 0 Bank: 1 RA: 2807 TTU0: Rank: 0 Bank: 1 RA: 2807	
	Bank 3	-	-			TIU0; Bank: 1 Bank: 3 FA: 2807 TIU0; Bank: 1 Bank: 3 FA: 2807 TIU0; Bank: 1 Bank: 5 FA: 2804 TIU0; Bank: 1 Bank: 5 FA: 2804 TIU0; Bank: 1 Bank: 3 FA: 2804 TIU0; Bank: 1 Bank: 5 FA: 2804	
	Bank 2	-	-			T1U1: Rank: 1 Bank: 6 RA:0800 T1U0: Rank: 1 Bank: 2 RA:27E0 T1U0: Rank: 1 Bank: 2 RA:27E0 T1U0: Rank: 1 Bank: 3 RA:07E0 T1U0: Rank: 1 Bank: 3 RA:07E0 T1U0: Rank: 1 Bank: 6 RA:0788	
	Bank 1	_	-			T1U0: Bank: 1         Bank: 6         BA: 0808         •           Run Log Ouput         •         Sort by Time	
	Bank 0	-	-			Sort by Type      Status Pkts Only      Threshold Pkts Only      Both	
		Rank 0	Rank 1	Rank 2	Rank 3	Total Run Time: 15 Seconds	
	Legion T1 Threshold T2 Threshold	(100) (300000)	5/13/2014 : 0 of 0 s	3:23:52 PM			
Running							



FuturePlus Power Tools for Bus Analysis

### ECC helps but will not prevent undetected data corruption

- Error Correction Codes on DDR3 are Single Error Detection and Correction and Double Error Detection
- Research showed more than 2 bits on a single 64 bit access
  - However the rate of failures was much less
- Multibit errors will not be detected or erroneously flagged as SEDC





# **Mitigation Strategies**

- Row Activate Counters: Counts Activates to Rows and issues dummy ACT to neighboring Rows
  - Requires significant changes the memory controller/DRAM
- Probabilistic Row Activation (CMU): Memory controller issues dummy ACT commands to neighboring Rows
  - Requires changes to the memory controller and knowledge of the DRAM layout
- Targeted Row Refresh
  - Requires special DRAM and changes to memory controller
- Double the Refresh Rate
  - Best Solution for existing hardware: Performance and power penalty





#### Row Hammer failures on DDR4?

#### Rowhammer mitigation

My i7-5820K/GA-X99-UD4/2400MHz Crucial Ballistix DDR4 system was failing rowhammer (a few hundred errors per pass) until I reduced the refresh interval timing from the default of 7.8ms, in spite of the fact that DDR4 is supposed to include rowhammer mitigation (source: https://en.wikipedia.org /wiki/Row\_hammer#Mitigation)

In my board's BIOS, the two settings were tREFI (default of 9360) and tREFIX9 (default of 82).

refresh interval (ms) = tREFI / (RAM clock (MHz) / 2)

```
tREFIX9 = 8.9 * tREFI / 1024
```

so...

```
9360/(2400/2)=7.8ms
```

(Source: page 123 of http://www.intel.com/content/dam/www...-datasheet.pdf)

The standard recommendation is to reduce the refresh interval to 3.9ms and thereby double the refresh rate (source: http://support.lenovo.com/us/en/prod...ity/row\_hammer). Doing that gave me one error per pass at the same address both times, so I reduced the interval to 75% of 3.9ms (i.e. tREFI=3510, tREFIX9=31) and it's now error free over 8 passes overnight.

#### **Passmark Blog**





# Summary

- DDR3 Memory is everywhere!
- Critical Applications need to be aware of this issue
  - Its both a reliability issue and a security issue
- ECC protected memory should be used but is not a fix for this problem







### **Contact Information**

Barbara P. Aichinger FuturePlus Systems Barb.Aichinger@FuturePlus.com 603-472-5905 www.FuturePlus.com www.DDRDetective.com



